


Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



## Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC2610	FDMC2610	MLP 3.3x3.3	13 "	12 mm	3000 units

FDMC2610 N-Channel UltraFET Trench<sup>®</sup> MOSFET

teristics Drain to Source Breakdown Voltage Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate to Source Leakage Current teristics Gate to Source Threshold Voltage	$\begin{split} I_{D} &= 250 \mu A, \ V_{GS} = 0 V \\ I_{D} &= 250 \mu A, \ referenced \ to \ 25^{\circ}C \\ V_{DS} &= 160 V, \\ V_{GS} &= 0 V \\ V_{GS} &= 20 V, \ V_{DS} &= 0 V \\ \end{split}$	200	199	1 100	V mV/°C μA
Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate to Source Leakage Current teristics	$I_D = 250\mu$ A, referenced to 25°C $V_{DS} = 160$ V, $V_{GS} = 0$ V $T_J = 125$ °C	200	199		mV/°C
Breakdown Voltage Temperature Coefficient Zero Gate Voltage Drain Current Gate to Source Leakage Current teristics	$I_D = 250\mu$ A, referenced to 25°C $V_{DS} = 160$ V, $V_{GS} = 0$ V $T_J = 125$ °C		199		
Coefficient Zero Gate Voltage Drain Current Gate to Source Leakage Current teristics	$V_{DS} = 160V,$ $V_{GS} = 0V$ $T_{J} = 125^{\circ}C$		199		
Gate to Source Leakage Current	$V_{GS} = 0V$ $T_J = 125^{\circ}C$				μA
Gate to Source Leakage Current				100	per .
teristics	$V_{GS}$ = ±20V, $V_{DS}$ = 0V				
			1	±100	nA
Gate to Source Threshold Voltage					
Cale to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	2	3.2	4	V
Gate to Source Threshold Voltage	$I_D = 250 \mu A$ , referenced to 25°C		-9.9		mV/°C
Temperature Coefficient					
			175	200	
Drain to Source On Resistance			188	215	mΩ
				397	<u> </u>
Forward Transconductance	$V_{DS} = 5V, I_D = 2.2A$		7		S
haracteristics					
			720	960	pF
	$V_{\rm DS}$ = 100V, $V_{\rm GS}$ = 0V,		41	55	pF
	f = 1MHz		12	20	pF
Gate Resistance	f = 1MHz		0.7		Ω
,	$V_{pp} = 100 V_{lp} = 2.24$				ns
					ns
-			-		ns
					ns
				18	nC
Gate to Source Gate Charge	I <sub>D</sub> = 2.2A		3		nC
_			26		
Gate to Drain "Miller" Charge			3.6		nC
_			3.0		nc
Gate to Drain "Miller" Charge	V <sub>GS</sub> = 0V, I <sub>S</sub> = 2.2A (Note 2)		0.8	1.2	V
Gate to Drain "Miller" Charge	$V_{GS} = 0V, I_S = 2.2A$ (Note 2) $I_F = 2.2A, di/dt = 100A/\mu s$			1.2 104	I
	Drain to Source On Resistance Forward Transconductance haracteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V	Temperature CoefficientV GS = 10V, ID = 2.2ADrain to Source On Resistance $V_{GS} = 10V, ID = 2.2A$ $V_{GS} = 10V, ID = 2.2A, TJ = 125^{\circ}C$ Forward Transconductance $V_{DS} = 5V, ID = 2.2A$ haracteristicsInput CapacitanceOutput CapacitanceReverse Transfer CapacitanceGate ResistanceGate ResistanceTurn-On Delay TimeRise TimeTurn-Off Delay TimeFall TimeTotal Gate Charge at 10VVGS = 0V to 10VVDS = 100V to 10VVDD = 100VVDD = 100V	Temperature CoefficientV GS = 10V, ID = 2.2ADrain to Source On Resistance $V_{GS} = 10V, ID = 2.2A$ $V_{GS} = 10V, ID = 2.2A, TJ = 125^{\circ}C$ Forward Transconductance $V_{DS} = 5V, ID = 2.2A$ haracteristicsInput CapacitanceOutput CapacitanceReverse Transfer CapacitanceGate Resistancef = 1MHzCharacteristicsTurn-On Delay TimeRise TimeTurn-Off Delay TimeFall TimeTotal Gate Charge at 10VVGS = 0V to 10VVGS = 0V to 10VVDD = 100V, ID = 200VVDD = 100V, ID = 100VVDD = 100V, ID = 200VImage: Non-Stress StressTurn-Off Delay TimeFall TimeTotal Gate Charge at 10V	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

2: Pulse Test: Pulse Width < 300µs, Duty cycle < 2.0%.


3. Starting  $T_J$  = 25 °C; N-ch: L = 3 mH,  $I_{AS}$  = 2 A,  $V_{DD}$  = 200 V,  $V_{GS}$  = 10 V.



FDMC2610 Rev.1.6

3

www.fairchildsemi.com




FDMC2610 Rev.1.6


4


www.fairchildsemi.com

FDMC2610 N-Channel UltraFET Trench<sup>®</sup> MOSFET



FDMC2610 N-Channel UltraFET Trench<sup>®</sup> MOSFET





## RECOMMENDED LAND PATTERN

NOTES:

- A. DOES NOT CONFORM TO JEDEC REGISTRATION MO-229
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- E. DRAWING FILENAME: MKT-MLP08Srev3.



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC